In the context of physical synthesis, large-scale standard-cell placement algorithms must facilitate incremental changes to layout, both local and global. In particular, flexible gate sizing. net buffering and detail placement require a certain amount of unused space in every region of the die. The need for "local" whitespace is further emphasized by temperature and power-density limits. Another requirement, the stability of placement results from run to run. is important to the convergence of physical synthesis loops. Indeed, logic resynthesis targetting local congestion in a given placement or particular critical paths may be irrelevant for another placement produced by the same or a different layout tool.
INTRODUCTION
With the rapid decrease of feature sizes circuit layouts become more complex, both in terms of size and design constraints [3]. Additional issues are brought up by massive IPreuse, embedded memories. the demand for more aggressive timing optimization and power density constraints. During circuit layout IP blocks and embedded memories often appear as large or medium-sized pre-designed black boxes that must he placed simultaneously with hundreds of thousands of small standard cells. TIUS is commonly lmown as the mixed-size placement problem or the "boulders and dust problem".
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Copyright 2003 ACM 1-58113-762-l1031001 I ... $5.00, modify the Capo placer [SI to better handle grid based, data-path style netlists. We also improve Capo performance on designs with limited whitespace using a two-phase partitioning approach.
To achieve timing closure for high-performance cucuits, it is now common to use physical synthesis -an approach that combines logic and physical optimization, potentially performing placementaware buffer insertion. gate sizing. fanout optimization. etc. A recent work from Intel 1181 suggests that buffering alone implies the need for "local" whitespace throughout the core area. Such unused cell sites facilitate placement of signal-net and clock-tree buffers in near-optimal locations rather than pre-determined "buffer islands". However, researchers from IBM show [4] that distributing whitespace uniformly [7] may significantly increase wirelength. l l e y also point out that pin-limited and floorplanoed designs. e.g., microprocessors with large on-chip caches, very frequently contain placement partitions with large amounts of whtespace. To this end, we (i) develop techniques to achieve a compromise between cell density and design flexibility, and (ii) study relevant trade-offs.
Timing optimization and congestion removal often use loops in which a netlist is re-placed based on information gleaned from a trial placement. However. some popular algorithms such as min-cut placement and simulated annealing tend to produce very different placement solutions from run to mn. Therefore information about timing-critical nets and nets that failed to route may be invalidated (similar reasons hamper interconnect premction [19] ). To facilitate incremental improvement of layout, we propose to stabilize placements from mn to run. We mstinguish two kinds of stability. An inherenrly sruble algorithm, such as many analytical algorithms, would produce similar results from run to run. However, even with a generally unstable algorithm we can rerher all new placements to a given trial placement, with a tunable amount of freedom for further optimizations. Thus, we distinguish inherenr stability from relarive srubility. The latter may be used, e.g., to tie placements produced by an amealer to a placement produced by a min-cut algorithm. We demonstrate such relative stability by compaing congestion maps 1141 of several min-cut placements and cell displacements. Surpnsingly small modifications of a placement instance can suppress the instability inherent in common placement algorithms, without the loss of solution quality. Our techniques rely largely on pre-and postprocessing, and can he easily implemented with existing tools.
In the remainder, Section 2 gives background on large-scale placement and describes previous work. Our changes to a min-cut placer to perform better on regular layouts and in mixed-size placement are described in Section 3. Whitespace distribution is discussed in Section 4, mixed-size placement in Section 5 and stability in Section 
BACKGROUND AND PREVIOUS WORK
Modem ASIC designs are typically laid out in thefued-die conrexr, where the outline of the core area, all routing tracks and power lines are fixed before placement starts [SI. One of the reasons for this is the use of previously designed and rigorously simulated power grids. Also, standard-cell partitions of microprocessors are often laid out with fixed outlines in hierarchical floorplan-driven design flows because reshaping the outline would affect neighboring partitions. Large on-chip caches similarly constraint random-logic partitions.
In the context of massive IP reuse, especially with hard IP blocks, analog circuits (DACs, ADCs, PLLs) and embedded memories, the die area may he determined by floorplanning and area minimization during placement is typically irrelevant. Fixed-die layout is reasonable for processes with over-the-cell routing on three or more metal layers. In this context, the total area is fixed and the number of unused cell sites -whitespace -is known in advance. Variable-die placers typically pack all cells to the left in rows. However, fixeddie placers may allocate whitespace uniformly [ S , 71 or according to congestion maps [16, 211. When significantly more whitespace is available. the work in [41 proposes to allocate whitespace so as to improve half-perimeter wirelength. They show that uniform whitespace distribution in such designs causes very significant increase in wirelength.
Fixed-die placement in physical synthesis
It is important to note that in the context of physical synthesis, the structure of the netlist may be changed and incremental placement must be performed. Given that some gates may be up-sized and many nets are likely to he buffered. the availability of "local" whitespace is a necessity. Indeed, the work in [ 181 predicts that buffers will s w n be the most frequently used gates in large high-performance circuits. Local whitespace can also he useful to accommodate regular structures such as N-well contacts that have to be assigned to vertices of a grid and area-array U 0 pads that also form a grid. Thus, desired whitespace distribution must guarantee a minimum percent of "local" whitespace throughout the chip and beyond that optimize other design objectives. The requirement for minimum local whttespace may also he used to generically improve routability and yield, even out the temperature gradient across the die and decrease the likelihood of cross-talk noise.
Another effect of fixed-die layout is the occurrence of UNoutable Therefore, to reliably achieve timing closure one may want to stahilize placement solutions.
Mixed-size fixed-die placement
Mixed-size placement where large macros are placed simultaneously with numerous small cells (also known as the "boulders and dust" problem) becomes particularly complex in the fixed-die context because of its discreteness. With macros considered fixed, the black-box standard-cell placer is called again to re-place small cells.
While the shredding process is a key step, the methodology mostly relies on clustering, floorplanning and final re-placement. Thus the first step is mainly used to facilitate good clustering.
An entirely different approach is punued in [IO]. Their placer mPG-MS is based on an earlier tool mPG, which recursively clusters the netlist to build a hierarchy. The top-level netlist of approximately SO0 clusters is placed using Simulated Annealing (SA), and then the placement is gradually refined by unclustehing the netlist and improving the placement of smaller clusters by SA. mPG-MS contributes a structure of bins, in which large and small blocks are placed during coarse placement. The coarse placement is necessarily overlap-free for big objects, hut small objects must be further replaced by a detail placer. A significant effort is expnded to check fur overlap during refinement and legalize possible violations. 
BETTER PLACEMENT OF REGULAR NETLISTS
Observe that the mixed-size placement techniques from [2] call for placement of grid-graphs embedded into random-logic netlists. However, we discovered that Capo 8.5 placer used in [2] performs poorly on grid-graphs, as shown in Figure 1 which illustrates an optimal and a sub-optimal placement of a IO x 10 grid with four fixed cells in the comers. This is hardly a surprise because generic standard-cell placers are known to perform badly on regular, datapath style designs 1121. Our improvements to Capo allow it to bettcr handle regular netlists without the loss of performance on randomlogic netlists. These improvements are described below, and their implementation was contributed to Capo 8.6.
A Two-phase Partitioning Approach
During each partitioning step with a vertical cut line, Capo 8.5 with default parameters uses a fairly large tolerance (of the order of IO-ZO%). in order IO find better cuts. After a good cut is found, the geometric cut line is adjusted. according to the sizes of partitions, with.an equal'distribution.of whiteswace amongthe partitions. However,, if no x,hiiespace is available in'rtie block. this technique can cause cell. overlaps. Namely, since cutlines cannot cut through cell sites and:sinceno '3agged:"cutlines are allowed, the set of partition balances that can be realized with,a straight vertical cutline and zero whitespace is fairly discrete. Capo 8.5. simply rounds the current balance to the closest realizable and sets the geometric cutline accordingly. When whitespacc is scuce. one of the resulting partitions may be overfull and the other may have artificially-created whitespace. Only a relatively small number of cell overlaps can be created this way, but they can be spread through the whole core area. When used in the Metaplacer shell, Capo 8.5 removes overlaps after global placement by a simple and very fast greedy heuristic which resolves overlaps at the cost of increased wirelength.
In an attempt to reduce the number of overlaps, we revise the partitioning process in Capo. When a placement block is partitioned with a vertical cutline. at first the tolerance is fairly large. This allows Capo to determine the location of the geometric cutline by rounding to the nearest site. Furthermore, if the block has very little whitespace, we then repartition it with a small tolerance in an attempt to rebalance the current partitions according to the newly defined geometric cutline. Such repartitioning may be less useful in placers with fixed cut-line. but the use of fixed-cutlines itself may increase wirelength.
Fuzzy Terminal Propagation
Another modification we implemented i s related to terminal propagation in min-cut placers with moveable cut-lines. Normally, if a projection of a terminal's location is too close to the expected cutline, the terminal is ignored by Capo in an attempt to avoid excessively speculative decisions. The proximity threshold is defined in percent of the current block size, and this parameter is called "partition fuzziness". For example, suppose that they location of a terminal is within 9% of the tentative location of the horizontal cutline. Then. with partition fuzziness of IO%, this terminal will he ignored during partitioning. Our studies of Capo performance on grids suggest that partition fuzziness should he tuned up, particularly for small blocks. For example, if a placement block has only three cell rows, then possible tentative locations of horizontal cutlines are relatively fu from the center. In a neighboring block that has not been parttioned yet, all cells are "located' at the center of the block, causing all connected terminals to propagate into one partition in the current block. To avoid this, we increase partition fuzziness to 33%. Our modifications are tested on the grid designs from [3]. The two changes described above improve the performance of Capo on the grid designs with 0% whitespace by a factor of two. Additionally, to test the performance of various available placement algorithms, the grid designs are placed by four different algorithms and the results are summarized in Table 1 . Analytical placer KraftWerk [I31 and the modified C a p placer (51 perform reasonably well on these netlists. Dragon (211 which combines recursive partitioning with simulated annealing doesn't do favorably on these purely regular designs. To validate our modifications, we also tested Capo8.6 on datapath designs from the Synopsys design foundation libraty. On a six-stage pipelined multiplier design with 10828 cells and 20% whitespace, routing a Capo placement produces a routed wirelength of l.21e9 where as routing a Cadence QPlace placement produces a routed wirelength of l.13e9. On a combined arithmetic and barrel shifter design with 1622 cells and 20% whitespace, routing a Capo placement produces a routed wirelength of 1.10e8 where as routing a Cadence QPlace placement produces a routed wirelength of 1.13e8. On the larger datapath design CapoX.b+WRoute flow is slightly worse than QPlace+WRoute flow. However, we point out that Capo8.6 does not explicitly take routability into account.
WHITESPACE MANAGEMENT
Min-cut placers that uniformly distribute whitespace 171 tend to produce excessive wirelength when large amounts of whitespace are present [4] . The authors of [4] propose a fairly sophisticated technique ACG that combines quadratic placement with min-cut. While we address the same problem, our study is somewhat orthogonal to theirs. The methods we propose are much simpler and can be implemented as pre-processing without having access to placer source code. This allows us to explore the effect of whitespace on routed wirelength and congestion using different placers. Additionally, our placement framework is somewhat different from that used in [4] and benefits from these simple techniques in new ways. Namely, Capo can shift cut-line to better reflect the outcome (balance) of every mincut partitioning call, whereas the placer in [4] uses a grid of placement blocks rather than a more general slicing Roorplan as in Capo. It has been argued that analytical or quadratic placement algorithms have a global view of the problem and can manage large amounts of whitespace better. Analytical Constraint Generation (ACG) [4] combines min-cut based placer with quadratic placement engine, to generate partitioning capacities during top-down recursive bisection based min-cut placement flow. According to [4], ACG technique manages whtespace better than a typical min-cut placer.
The technique we propose assumes a placer that uniformly distributes whitespace across the core area. We assume that the mini- mum "local" whitespace requirement leaves certain slack relative to the total whitespace available in the design. By pre-processing we can ensure (i) the minimum "local" whitespace through the core area, and (ii) better allocation of the remaining whitespace. The technique consists of adding small disconnected "filler cells" to the design in an amount not exceeding whitespace that remains after the "local" requirement is satisfied. Since filler cells are disconnected and small, a placer is free to place those cells so as to improve relevant design objectives. After placement, we remove filler cells and treat the re- be demonstrated using a sparse design with one dense cluster of logic connected to pins on the periphery so that the cluster must he placed in the center to minimize wirelength. However, since such a placement implies a high top-level cut, some top-down placers (especially those with fixed cutline) will avoid this optimal placement. Physical synthesis flows interleave placement optimizations with logic optimizations to achieve desired timing on a design. This reduces the number of iterations required between the front-end design and hack-end design for timing closure. Physical synthesis tools typically start from a global placement and perform logic optimizations like buffer insertion, driver sizing. logic replication etc. to improve timing of the design. These logic optimizations are based on the physical information generated by the initial global placement. Such tools rely on ECO placement techniques to legalize incremental changes in the netlist after global placement. This enforces a minimum local whitespace requirement after global placement to facilitate ECO placement after changes due to logic optimizations. Compacting a placement without physical synthesis in mind will severely limit the efficacy of the physical synthesis tools. We study the effect of filler cells on physical synthesis in Table 4 . We conduct our experiments on proprietary industrial benchmarks with varying rowutilization. We report the worst slack and the total negative slack (TNS) in the design after the physical synthesis. In the default run, the global placer (Capo) uniformly spreads the cells around the core area. As an alternative flow, we add filler cells during the global placement stage to reduce the whitespace available to the placer to 40%. Thus the global placer compacts the placement but ensures minimum local whitespace of 40% around the core area. Filler cells are removed after global placement. As seen from the results in Table 4, the worst slack and total negative slack for all the designs improve considerably by adding filler cells during the global placement stage of physical synthesis. All the designs are routable even after compacting the designs by using filler cells.
We also conduct experiments I O demonstrate the effect of filler cells on the routability of a design. We use the ibm02 benchmark from 1211. The design initially has about 9% whitespace. The design is re-floorplanned to have 65% whitespace. The design is placed with Capo placer and routed with WarpRoute from Cadence. Filler cells are gradually added during placement, reducing whitespace that the placer can allocate uniformly. Each of these designs is placed, then the filler cells are removed and the design is routed with Cadence WarpRoute. Table 2 reports the results of these experiments. Clearly, adding filler cells consistently improves half perimeter wirelength. The routed wirelength and routing time also improve initially because of better placed wirelength. However after a certain threshold, routed wirelength increases and then the designs become consistently unroutable. Thus, filler cells are useful in reducing the half-perimeter wirelength, but distributing a portion of whitespace helps Capo produce routable placements. In fact, reporting only half-perimeter wirelength may be misleading. Routability of Capo and Dragon placements on ibm-Dragon benchmarks is discussed in 131, where the differences are traced to greater horizontal wirelength and smaller vertical wirelength in Capo placements.
IMPROVED MIXED-SIZE PLACEMENT
We show that better whitespace allocation reduces wirelength in mixed-size placement, and funher improve the placement Row from [Z] with unrelated techniques. including those from Section 3.
Step 2 of that mixed-size placement flow forms clustered blocks of standard cells using physical clustering and uses a fixed-outline floorplanner to help remove overlaps between macros subject the fixedoutline constraints. Fixed-outline floorplanning is the main bottleneck in [ZI, mainly because satisfying a given outline takes a number of restarts. We speed-up this stage as follows. When forming soft clusters of standard cells using physical clustering, we reduce the area of each clustered soft block by 10%. Thus the area of the clustered block is 0.9 * (sum of areas of sub-cells). This increases the amount of whitespace available to the Roorplanner and helps the fixed-outline Roorplanner in finding a solution satisfying fixed-outline Constraints faster. Additionally, instead of using fullblown annealing that stms with a random initial solution, we try to maintain the initial positions of macros (obtained from placing a shredded version of the netlist). This is done by forming a sequence pair from the illegal placement obtained from Step 1 of the flow and then employing low-temperature annealing.
Step 3 of ihe flow fixes the macro locations to the ones provided by the floorplanner and replaces standard-cells around the macros. Here we improve whitespace allocation by introducing filler cells. Figure 4 shows the improvements to the mixed-size placement flow. Table   3 . We compare our results to mPG [IO] .
STABILITY
Physical synthesis flows often require the stability of placement results from run to run for future optimizations targeting timing and/or congestion. However, Figures 5 (A) and (B) show that congestion maps [141 produced for unrelated runs of a randomized min-cut placer may be very differen]. In order to improve congestion, one may distribute whitespace to congested areas or restmcture the logic, but such fixes may be irrelevant to the result of the next run, or if another placer is used. To achieve relative stability, we propose the following approach. Given a placement, we modify the original netlist by adding fake pins and fake nets. After the modified netlist is placed. the locations of real cells are likely to be close to their original lo- cations, and thc amount of change allowed can he easily controlled during pre-processing. It is important to note that we are not adding constraints -in principle, any cell can he placed anywhere. However, locations that are far from the original location cany a wirelength penalty in terms of fake wires -further the location, greater the penalty. A key property of our construction is that all locations within a prescribed rectangle centered around the original location carry the same minimal wirelength penalty, and this arc equally attractive during wirelength optimiration. I@)
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Figure 6: A single celVmacro is tied to a rectangular region in 4 difierent ways. Solid dots show artificially added (fake) pins, skew lines show fake two-pin nets, and a fake 5-pin net is shown by a spline. In all three eases moving the cell within the region dws not affect the total length of fake nets. However, any placement beyond the region will incur a wirelength penalty that is independent of other movable objects. In (A), four fake pins are added in the corners to preserve cell orientation. I n (B), one fake pin is added at the center so that changes in orientation do not affect wirelength. In (0, the same e&ct is achieved by using one fake I-pin net rather than four fake two-pin nets. In (B) and (0, only the center of the cell is constrained to he in the region. In O), one fake Il-pin net is used with the fake pins in the corners to ensure that the entire cell is placed within the region. Figure 6 demonstrates several ways to tie a cell or a macro to a region without inducing a hard constraint. The four outer fake pins are fixed in the comers of the given region. Note that a technique similar to that in Figure 6 (A) is used in [21 to restrict orientations of macros (however, in that work the four outer fake pins are fixed at the corners of the core region). Three of the new constructions ignore orientations. The first one uses four two-pin nets, the second uses one five-pin net and the third uses one eight pin net. The latter was suggested to us by Amir Farrahi from Synplicity and can he used to mitigate the number of added ncts. The third new construction uses a single eight-pin net and can he used to ensure that the entire cell is placed within the constraining region and also reduces the number of added nets. Otherwise. these constructions are equivalent if used with min-cut placers or placers based on simulated annealing.
In our experiments, we randomly select 2%-5% cells in a given placement and tie them to regions centered at the cell's location.
The size of the regions is selected as a small fraction (several percent) of the core region size. These sizes and the weights of fake wires allow one to control changes from the original placement. As shown in Figure 5 ( ure 5 (D) is tied to the output of Dragon. Table 6 reports the effect of tethering cells to a base placement on the IBM-VI benchmarks [201. Base placements are generated using the randomized min-cut placer Capo. We then tether a small number of randomly selected cells of the netlist to the base placement. The ibm-vl benchmarks have disconnected groups of cells, caused by the removal of macros (and incident nets) during the conversion from the original ISPD 98 partitioning suite to placement benchmarks [20] .' To stabilize such designs we randomly select for tethering at least one cell from each disconnected component in the netlist. Table 6 reports the average and maximum Manhattan difference between locations of nodes in the new tethered placements to those in the base placement. The difference is reported as a percentage of the core region hounding box and can he compared to the tethering region whose half-perimeter is 1% of that hounding box. As seen from the results, tethering several % of the cells to a base placement dramatically improves the stability of the randomized min-cut placer-the average cell displacement from the initial locations is very small. However, the maximum displacement remains comparatively htgh. We trace this to cells in high fanout nets which, if not tethered, have a large freedom to he placed around the core region without affecting the half-perimeter wirelength of the design? In practice. when it is desirable to stabilize placement with respect to a particular design objective, e.g., circuit delay, one should tether cells that are relevant to that objective, e.g., those on critical paths. Table 5 shows that the constraining-region size does not have a significant effect on the stability of global placement as measured by average and maximum displacement -a surprising result.
Finally, in all of our experiments, except for those with very small constraining regions, the wirelength of tethered placements is similar to the original wirelength. lSimilar disconnected cells and groups of cells also occur in some real-world design methodologies, e.g., "bonus cells" that are sprinkled through designs in anticipation of future incremental changes. zWe attempted adding cells with largest displacements to the list of tethered cells and rerunning the placer. On our benchmarks this approach has only moderate effect because it takes a number of iterations to identify all "loose" cells.
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CONCLUSIONS
Large-scale placement is becoming more sophisticated in the presence of large IP blocks, embedded memories and macros. Aggressive timing constraints, large whitespace and physical synthesis flows pose new challenges to layout tools. In particular, local and global incremental changes must be sustained without chaotic effects on congestion and circuit delay. We observe that "local" whitespace makes layouts amenable to local modifications and resynthesis, while stability of placement results facilitates larger incremental changes.
We contribute simple and tunable techniques for ensuring minimum "local" whitespace throughout the core region without distributing dl whitespace uniformly, and empirically demonstrate that such local whitespace is achieved with approximately 5% precision.
Our study is complementary to that in [4] where whitespace is managed using a combination of min-cut and analytical placement techniques. Similarly, our methods can be used with congestion-driven whitespace allocation from 116, 211. Our empirical results show that lax controls over whitespace may lead to better half-perimeter wirelength. but at the same time may increase routed wirelength or even lead to unroutable designs. This may be the clearest example yet of the divergence between half-perimeter wirelength and routed wirelength as optimization objectives. Our experiments with physical synthcsis point out that using a combination of filler cells and uniform whitespace distribution during global placement can significantly improve circuit delay of low-utilization designs.
Our work improves the performance of state-of-the-art min-cut placer Capo an regular grid-like netlists and datapaths. This is particularly useful in a design flow where large macros are placed simultaneously with numerous small cells by means of shredding and subsequent legalization [Z] . Our empirical results for mixed-size placement are significantly better than those reponed in 121 and are comparable to those in [lo] . It should be noted however, that the multi-level techniques in [IO] are very different from those used by other researchers and can, in principle, be combined with ours or even applied to placements produced by our methods. We believe that even within our flow several additional improvements can be made, and our ongoing work pursues such possibilities.
Our study of stability shows that while min-cut placers may produce solutions with very different congestion maps, it is possible to stabilize their results by a simple pre-processing. In fact, it takes a surprisingly small modification of the netlist to tie future placement solutions to a given set of locations. While some algorithms, e.g., analytical placement, tend to produce consistent results on multiple runs, our techniques can be used to tie the results produced by different placement algorithms and implementations to each other. In particular, placement predictions made by a fast estimator can be enforced at a global scale when a slower placer is used to optimize wirelength and various design objectives. Table 6 The impact of tethering on stabilily of global placements produced by the Capo placer. Using ibm-vl benchmarks, we evaluate the impacl of tethering random 2% 1 5 % I 10% 1 5 0 % of cells to a base placement. We report the average and maximum Manhattan cell-to.cell dbplaremenl bdween telhered placements and the base placement. The displacement is reported as % of the core bounding box. show congestion maps of ibniO2 placed by two different runs of Capo. As seen, the congestion maps are different indicating the lack of stabilily in the placemenl algorithm. Figure (C) shows the congestion map of a placement produced by tethering 5% of movable cells to the seed placement in Figure ( A) and running Capo again. F@re (0) shows lhe congestion map of a placement produced by tethering cells to a placement produced by Dragon and then running Capo on the tethered nellil.
